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SUMMARY
In a series of five experimental design iterations, an electrically-alterable read-only
memory (EAROM} ar repro^rammabie xead-only memory (R^ROM} technology has been
developed which can be fabricated using asingle-level, metal-gate p-channel MOS process with
all conventional manufacturing steps. Given the acronym DIFMOS for , Dual Injector,
Floating gate MOS, this technology utilizes the floating-gate technique for nonvolatile storage
of data. Avalanche injection of hat electrons through gate oxide from a special injector diode
in each bit is used to charge the floating gates. From 30% to ^0% of the electron injector avalanche
voltage can be attained by the floating gate in about 50 ms far S00 µA avalanche currents. Once
charged, the floating gates will stay charged almost indefinitely. Measurements of charge decay
from the floating gates indicate a log time dependence of the lass of approximately 0.06% per
decade of time. Thus, over 90% of the original charge will remain after 100 years at roam
temperature. A second injector structure included in each bit permits discharge of the floating gate
by avalanche injection of holes through gate oxide. A special bootstrap capacitor must be operated
with the hole injector to provide electric fields favorable for Bole injection. Like the charging
operation, the discharge operation is accomplished within 50 ms using S00 uA avalanche currents.
The size of the bootstrap capacitor and its associated voltage must be sufficient to provide at least
a 1 S molt change on the floating gate to assure complete discharge. Thus, the overall design of the
DIFMOS bit is dictated by the physical considerations rec}uired for each of the avalanche injector
types.
The presence of electron and hole traps in the injector oxides causes a slow build-up of charge
in the in jector oxides as the injectors are operated, resulting in a decreasing efficiency of injection.
This means that DIFMOS bits can only be charged and discharged a finite number of times—at
present, the limit is about 10 `f
 cycles.
$ut this limitation is sufficiently large to permit application of the DIFMOS technology to
electrically alterable, read-mostly memories. Since it is basically a PMOS plus three diffusion
technology, and since its cell size is in the 0 to 16 nm2 to 16 nm Z size range, circuits of 1 K to 2K
bits should be economically feasible. The ease with which DiFMOS can be used in system designs
makes it attractive for many applications such as calculator and microprocessor program storage.
Standard processing, electrically erasable by rvw or by bit, fully decodable without substrate
isolation, unlimited reading capability; and a variety of possible organizations tend to offset the
programming limitations. Additional reductions in cell size and improvements in device
performance and circuit density will be realized as the floating gate, avalanche-injected, nonvolatile
semiconductor memories continue to evolve.
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SECTION I
INTRODUCTION
This report outlines the development of a technology for building electrically-alterable
read-only memories (EAROMs} or reprogrammable read-only memories (RPROMs} using a
single-level metal-gate p-channel MOS process with all conventional processi;^g steps. Nonvolatile
storage of data is achieved 6y the use of charged floating gate electrodes. The floating gates are
charged by avalanche injection of hot electrodes through gate oxide; -and discharged by avalanche
injection of hot holes through gate oxide. Three extra diffusion and patterning steps are all that is
required to convert a standard p-channel MOS process into a nonvolatile memory gTOCess: Fax
identification, this nonvolatile memory technology has been given the descriptiee dcronym DIFMOS
which stands for Dual Injector, Floating gate MOS.
DIFMOS devices are similar to FA14;;]S 1 devices in that bath device types feature writing by ;^.
avalanche injection of hot electrons through gate oxide; and bath feature data storage using floating
MOS gates. Thus, all the storage and reliability characteristics of FAMOS are applicable to DIFMOS. 	 ^':
F	 ..
But FAMOS devices cannot be electrically erased, whereas DIFMOS devices can be erased. The	 ^ + .
ability to erase electrically makes DIFMOS an attractive choice for applications such as grogram	 s
storage in microprocessors where nonvolatility is important, and where ease of program
modification is desired.
DIFMOS devices are also similar to MNOS^ devices in that bath device types can be
'	 electrically written and erased. But there are major fundamental differences in physical structure
	 ' `'
and operation. The l4INOS devices regture a tunneling oxide with special characteristics to control
the nonvolatile storage and programming specifications. The present few MNOS products on the
market require an extremely complicated process consisting of a basic PMOS process an epitaxia!
substrate, two extra diffusion and patterning steps, growth of the tunneling oxide, and nitride
dielectric deposition. On the other hand, DiFMOS requires only three extra diffusion and
patterning steps to be added to the basic PMOS process. The excellent nonvolatile behavior of the
DIFMOS devices, together with their more conventional processing and their operational simplicity,
gives DiFMOS a significant edge over MNOS for most circuit applications.
The original concept for the DIFMOS device, as discussed in the First Experitnental Series,
called for the injection of electrons front a p+fin+ junction into'oxide for writing, and the injection
of hales from a p^^n^ junction into nitride for erasing. Discrete devices to test this concept were
fabricated, and these devices were functional. However, the erase mechanism was found to be
therinal in nature; .rather than fly hole injection. The final device configuration was different from
the original- concept. The electron injector consists of a p^^n^ junction, attd the hole injector is
p^fn^. Both the hole and electron injector avalanche their carriers into gate oxide. In addition to
the injectors, a special bootstrap capacitor is'required to provide the electrical fields favorable for
hole injection.. The injector designs and the bootstrap capacitor differ in detail, but not in concept,
from the original DIFMOS idea which called for: (i} a floating gate far storage, (2) an MOS
transistor for Sensing, (3) an electron. injector for writing, and (^) a hole injector for erasing.
The. original contract for DIFMOS. development specified three series of experirttents. First, an
initial device type was to be stttdied. Tlten, information from this prototype device was to be
incorporated into a series of devices on a special test bar. After .these devices were tested, a third.
design was to be built, based, upon information ,from the second test bar. The original contract has
been modified twice by the addition. of add-on work packages. The first add=on package called for
special series of device tests on the properties of silicon nitride, to be completed prior to the final
device design series of the original contract. The second add-on called for another design iteration to
give further improvements in the device characteristics. The experimental series can be summarized
	 ^^
as:
First experimental series	 Preliminary study, prototype results 	 (original contract)
Second _ experimental series	 Test bar design {10 structures) 	 (original contract)
Third experimental series	 Special nitride evaIttation	 (first add-on)
FUUrth experimentr^i series	 Structure redesign (? stntctttres) 	 (original contract)
Fifth experimental series 	 Structure redesign {5 structures) 	 (second add-on}
Design iterations of this nature are a ti^rt.e-consuming but necessary portion of the evolution of
electronic _technology. Tlie rate of progress is lim ped by the design cycle time of circuit layout,
photomask generation, slice fabrication, and- testing. The five experimental series of devices
developed with this .contract support have provided vehicles for the achievement of steady progress
in the development of a successful product technology from the original device concept.
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SECTION II
FIRST EXPERIMENTAL SERIES
A. DIFMOS DE^LOPMENT
The Intel FAMOS device was the first commercially a^ lailable MOS integrated circuit to utilize
charge stored nn a tToating gate electrode as a nonvolatile data storage technique for making
programmable read-only memories (1?ROMs). However, the FAMOS device could not be electrically
erased, and this disadvantage prevented its use in electrically alterable ROMs (EROMs) which. can be
electricaIIy programmed and reprogrammed at will.
The concept of buildi!^g a FAMOS type device with electrical erase intrigued us. Since the
FAMOS device was written by injecting hot electrons onto the gate electrode through the gate
oxide from.an avalanche plasma in a p-n junction biased into breakdown, it seemed obvious that the
charge could be removed by injecting hot hales in a similar manner from a special hole injector
structure included with each bit. All that would be raquired would be to find a structtue to inject
the hot holes which could be included in the memory array. The boundary conditions for such a
structure were: (1) that its processing steps be compatible with the overall array process, and (2)
that its electrical characteristics be similar to the electron injector such that the hole if^jector could
be addressed and switched by the array decode circuitry.
It was suggested by Tarui et a1.3 that hole injection could be obtained by avalanching an
n+/p junction, similar to Frohman-Bentchkowsky's electron injection from p }Jn junctions. In 1971,
a series of experiments conducted at Texas instruments studying avalanche injection into oxide
from p^'Jn and n^'/p junctions on a CMOS test chip indicated that both junction types injected
electrons into the oxide. Tl^;s result seemed to contradict Tarui's supposition that there was
asymmetry in the .injection characteristics of n^/p ^ nd p^/n junctions. Furthermore, Nicollian et
al:I showed that electron currents injected into thermal Si0 2 were more than three orders of
magnitude greater than hole currents under equivalent field but complementary semiconductor
conditions. Snow et aI. s
 have found that electrons travel rather freely through thermal oxide while
holes are quickly trapped. Their measurements indicate a hole trap density of i O 18 cm°3 . Williams6
found the density of electron traps in t;..;:^.:al oxide to be 3 X 10 1`1' cm"^, which is mare than
three orders of magnitude less than the density of hale traps. Curiously, this ratio is nearly the same
as the ratio between avalanche injected hole and electron currents measured by Nicollian et al ^' It
1
3
would appear the nature of the-traps and energy bands in therr_^al oxide is such to favor the
avalancle injection of electrons having sufficient energy to charge a floating gate electrode.
Operation of the FAM05 device is direct. experimental proof of this statement.
On the other hand, Wallmark and Scott2
 report electron #rap densities of 2 X 10 15
 cm 3 in
silicon nitride fihn. (No value was reported for the hole trap density.) Thus, there is some evidence
	 _
that in thermal oxide, electrons are mobile and holes are trapper!, and that the opposite may prevail
in nitride. It was believed that the key to achieving selective avalanche injection of electrons and
	 1
holes to a floating gate was to provide for injection of hales through nitride, and electrons through
	 j
oxide with oriIy a single junction type (n+/p, p+/n, or p^/n^'}.
Figure 1 shows an avalanche-injection nonvolatile memory structure that features p^ `/n^' low
avalanche voltage junctions for charge injectors. The avalanche voltage can theoretically be made as
Iow as 6 to 7 volts before tunneling dominates the reverse-bias characteristics. Amore typical value
woulu'. be in the l 2-1 S volt range. Voltages in this range can be switched by MOS address transistors.
Notice that the hole injector features silicon nitride with no oxide over its avalanche region, while
the electron injector features gate oxide between the floating gate structure and the avalanche
region. Sensing the charge an the floating gate is accomplished by a conventional MOS tra; ►sistor
whose gate is Bart of the floating gate which overlaps the hole and electron injector regions. If the
floating metal gate is not covered by a deposited silicon oxide or nitride overcoa#, the gate can be
probed directly to measure the avaIanclte currents at fixed bias conditions. Figure 2 shows detail
of the hole and electron injector regions. The process for fabricating the dual avalanche injector
structure shown in Figure 1 is basically a PMOS process having two extra masking steps, an extra
n+ diffusion, and a nitride deposition steps over the conventional low Vtx j10^] PMOS process.
in addition to featuring the same p}/n^' low avalanche breakdown junctions, both the hole and
electron injectors operate from the same polarity. It is expected that the hole injection erasure will
work, .even if the trap distribution in the nitride is such that both hales and electrons are
approximately enually passed by the nitride, because the drift field from electrons already captured
-will favor the injection of holes and cause the discharge of the floating gate.
A number of lots of the discrete nonvolatile memory device were processed. Nonvolatile
memory operation was demonstrated; however, avalanche currents larger than expected were
required for writing and erasing, Most experimental devices required erase pulses of 25 V at SO mA
to operate .the hale injectors, even though the junction BVs were in the 12 to 19- range. Because of
- the power required to`erase, it appeared -that the erasable discrete devices were being erased by a
. thermal :effect; rather.
 than an injection of holes .effect. Also, such large programming current pulses
could not be switched by minim^un-georrietry on-chip MOS address transistors; hence, such memory
devices could not be addressed w`.fihin an array organization.
_,, a
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Figure 2. Isometric Drawing of a Cross Section
Showing Details of the Hole and Electron Injection Regions
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SECTION III
SECOND EXPERIMENTAL SERIES
A. DIFMOS DEVELOPMENT
The results obtained with the first discrete DIFMOS nonvolatile memory cell were at least
partially encouraging. The ability to write, store, and erase charge on the floating gate was
demonstrated. However, the erase avalanche requirements of aver 20 mA current precluded
implementation into integrated arrays because of the physical size of the address transistors
required to switch this amount of current. It was believed, and later more conclusively shown, that
the erase mechanism in this device was thermal itt nature.
But there was also the chance that hole injection through nitride might still work. Hence, we
designed a series of te,,t structures for hole and electron injection into nitride and oxide. We also
included in these structure/designs some junction types which could be used to verify the injection
asymmetry associated with junction type as reported by Tartti et a1. 3 As shown itt Figure 3, many
of these test structures contained tnuitiple variations of the injector designs, so that the ten design
variations required by the contract actually consisted of many more possible design variations. Nine
of the ten designs for the nitride hole injector studies were integrated on a single special chip. These
slices were to be processed according to Table I. The retraining design was representative of typical
p- and n-channel M05 transistors found on a special CMOS test bar wherein sottrceJdrain spacing
and diffusion/channel spacing were test parameters on both n- and p-channel devices as listed in
Table II.
Like the first series of experiments with the discrete DIFMOS device, only limited success was
achieved with the first nine of the device designs in Figure 3. A wide var»ty of writing peri'ormance
- was obtained using these various electron injectors, with the p } Jtt/n^ junction, hereafte-r called the
gap injector because of the n-tyile gap between p } and tt+ regions, being the best injector. Tl^ese
so-called gap injectors were included in structures 7 and S, where the gap is readily visible as shown
- in Figure 3. Gap widths of 2.5, 5.1, and 7.G ^m were designed into the tnaslC set, with norttta
misalignment providing grading between these values. The peri'ormance of the gap injector can be
summarized as follows: avalanching the electron injector tends to charge the toating gate voltage to
a value no more than approximately one-half the value of the avalanche voltage. Figure 4 shaw^
floating gate voltages measured on a number of Dap injectors as a function of the avalanche voltage
_4 . The dotted line is the locus of V g = 1/2 V A, and this line farms the least upper bound of the datz
` "r	 points.
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STRUCTURE=1
DIF BASIC FOUR TERMINAL DUAL INJECTOR.
FLOATING GATE MOS STRUCTURE. SCALE: 720X.
STRUCTURE ^2
DIF C • 2 TWO-TERMINAL ADAPTATION OF BASIC
INJECTORS AND SENSE DEVICE. SCALE: 320X.
STRUCTURE =3
	 STRUCTURE =4A, 46
^}i' q^4, FIVE-TERMINAL DIF MOS DEVICE WITH
	 DIF 15, DIF 1615OLATED ELECTRON ILEFTI AND
i-t^ii;.H^THROUGH INJECTORS. SCALE: 720X. 	 HOLE [ RIGHTS INJECTORS. SCALE: 320X.
Figure 3. Test Structures 1^ (Sheet 1 of 3}
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STRL::TURE #5	 STRUCTURE #6
DIF 18 STANDARD TENSE DEVICE WITH MULTIPLE 	 DIF 2D ^^ "NDARD SENSE DEVICE WITH MULTIPLE
INJECTORS HAVING 2.5µm n+/p+OVERLAP. INJECTOR 	 INJECTORS Ht.VING 2.5µm OVERLAP. INJECTOR
POSITION WRT!'iiNDOW IS VARIED. SCALE: 575X.	 POSITION WRTV.'INDOW IS VAriIED. SCALE: 575X.
STRUCTURE;?
	 STRUCTURE =i3
DIF 19 STANDARb SENSE DEVICE WITH MULTIPLE	 DIF 21 STANDARD SENSE DEVICE WITH MULTIPLE
INJECTORS HAVING 2.5, 0.0, AND —2.5 µm OVERLAP	 INJECTORS HAVING —2.5, —5.1 AND —7.6 µm OVERLAP.
SCALE: 575X.	 SCALE: 575X.
Figure 3. Test Structures 5-S (sheet 2 of 3)
STRUCTURE T9
DIF 22 STAIV^QRD SENSE DEVICE WITH MULTIPLE
INJECTORS HAVING EXTRA CORNERS.':iCALE: 512X.
i
=^^^	 ^^
STRUCTURE =10
P-CHANNEL (LEFT) AND N-CHANNEL (RIGHT) CMOS
i'EST TRANSISTDRS FOR p+/n AND n+/p INJECTOR
COMPARISONS, SCALE 205X.
BOND PADS AND CONTACT METALLIZATION FOR:
DIF10 (UPPER LEFT1. DIF ¢4 (UPPER RIGHT). DIF 76,
19, 20, 21, AND 22 (LOWER) SCALE: BOND PADS ARE 100 µm X 100 µm.
Figure 3. Test Structures 9-10 (Sheet 3 of 3)
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TABLE>!. PRGCESSIlVG SEQUENCE: TEN STRUCTURE DESIGNS.
.	 Structures 7 - 8	 Structure . 90
DIFMOS Nitride Process
	 bIFMQS CM05 Process
initial slice cleanup: 46 St-cm 900 nv^i	 Initial slice cleanupr 46 SL-cm i00 n,SE
Initial oxidation
	 Initial oxidation
..	 p^. pattern and etch'
p^' deposition and drive
	
p-tank pattern and etch
p tank deposition and drive
n^' pattern - and etch-
	
_	
p^' pattern and etch
n^' deposition and drive
	 p"^' deposition and drive
Gate oxide pattern and etch
	 n^' pattern and etch.
Nitride deposition	 ^	 n^'.deposition and drive
Nitride pattern and etch
	 Gate oxide pattern and-etch
Gate oxidation	 Gate oxidation
Contact pattern and etch
	 Contact pattern and etch
Metal deposition	 -	 Metal deposition .:
Metal pattern and etch
	 Metal pattern and etch
-	 Sinter and anneal
	 Sinterand anneal '
Protective overcoat deposition	 Protective overcoat. deposition
Bond , pad pattern and etch.
	 Band pad pattern and etch -
	 -
'	 p-channel threshold voltage to be in titre —i .5 to ^--2.0 voft range: ,
p^Isubstrate breakdown voltage to ba over —60 volts.
....	 ,.
Adjust n^' diffusion for p+ln^' BV of 
—12 to -20 volts
	 Adjust p^tank to set n'^/p BV to =72 to —24 volts
pi
..
TABLE II. S'I'RCJCTU.RE IO JUNGTIQN SPACINGS {µHi}
(p- and n-Channel Devices) }
€'
,.
-	 Source to-drain.	 26:4 20.3 15.2 90.2 .7:5	 6.4	 5.1	 3.8
Diiffusion to guard-ri ps	 ` 7.6 ios i2.7 i5,2
1lowever, no erase action. was Hated:-with, these devices. None of the nitrlde passivated hole .
injectors was found caps"ole of either injecting holes ox electrol^s, or could effect any level of usable
-	 erase action. Because -
 none of these structures could be erased, a series of experiments requiring
r	 successive vrrite^erase operations to be performed could not . be: done:	 j
	
Having achieved - only limited success, we reexamined our basic concepts. We still believed that
	 ^
hole injection could be utilized. to accomplish tlie,erase action, so we set out to.find any evidence of
.hale. injection. using either the oxide passivated electl`on injector structures or the nitride passivated
hole injector structures with suitable bias a suggested by Verwey. 8
 In all - fixed-gate bias-
experiments on nitride passi^ated junctions where electric fields were externally superimposed with.
1
the gate. upon. the avalanche junction, no evidence of any :carrier injection of .either holes or
	 -
electrons was observed. The only currents measured were dale to Leakage of the nitride films. 
- The	 ^ ;
failure to .observe any avalanche injection was probably due. to the large densities of trope in the
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.nitride which quickly captured the first. few hot carriers, .with their resulting field retarding any
further injection.
But S^lheri Verwey's. experiments were repeated with the oxide passivated electron injector
junctians, both electron and hole injection into thermal Si0 2 were observed. Electron injection
occurred with zero gate bias, while hole injection took place when gate bias was ---60 volts. An
.example . of the avalanche injection of holes and electrons into Si02 from a single junction type is
shown in Figure 5. These experiments indicated that we .could indeed inject holes through the	 ^ ^^ _
oxide, and that the hole current could be ineasured. Thus, we had a quantative method of
evaluating hole injector performance.
As shown in Figure 5, excessively High (-60 volt) gate voltages were required to obtain any
I usable. hole injection' from the. p*Jn junctions. Such voltages would be too great to permit
addressing individual capacitors in an integrated array. Therefore, it was decided to reexamine the
results - of Tarui et aI.3 on junction injection asymmetry in Iight of Verwey's methods. In other
words, we were going to compare electrari and hole injection into Si0 2 froze an n+/p junction
(using NASA structure l0) against electron. and _hole injection from p^Jn junctians on the- other -
NASA structures. The experimental setup is shown in Figure 6. The n-channel isolation tank was
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grounded, and avalanche - _was initiated using. a pasiti^e .current source: Injected current was
measured using a gate bias supply in series with a picaamzneter.
The hole injection results . were dramaticf In comparison,,the peak hole currents from the . n`^f p
junctions in Figure 6 were mare than 10p times greater than hole currents from the p^'fn+junctions
in Figure 5. Figure 6 showed injected current characteristics from .two slices; one had an n+f p
breakdown of 22 volts,. the other -was i 3 volts. In aitlier case, approximately equal peak currents
were obtained with n^' diffusion to gate potential differences of --42 volts. -Also, the 13 BV slices
current exhibited a faster rate of decay than the 22 BV slice: This was due to snore traps in-the SiO^
of.'the l 3 l3V slice due to heavier dopant concentration in. the.gate axide.from out-diffusion.as the
13 BV slice had a heavier p-type tank predepnsit than did the 22 BV slice.
Finally, no electron injection cu:•rent could be measured using these n^' f p avalanche junctions.
Unfortunately, we could not directly compare the n+fp injectors with p+fn injectors on the same
slice - because the p^f n junctions required aver SO volts for avalanche. Thus, the best - pair of injectors
appeared to be t1^.e p^f of n`^ gap electron injector on the DIFMOS process slices, and the n^ f p hole
injector from the CMOS slices. Since substantial hole injection into SiO 2 was observed using the
n+/p junctions, we wanted to determine if this injection could be used for erasirig charge from the
floating gates.....
.The large hole currents observed in Figure 6 were obtained using a positive avalanche current.
Integratibri of DIFMOS :into arrays world require that negative current sources be used to excite the
.avalanche plasma. Figure 7 shows the experimental setup used. for measuring the relative discharge
ability of the CMS n^fp hole injector junctions. In this case, the n^ diffusion was grounded, and
the avalanche. was excited by biasing the p-type tank negatively; consistent with PMOS addressinn
logic.. The bonding diagrams far negative and positive avalanche. currents_. are shown in Figure 8.
Negative avalanche currents require a bond wire to connect an n -channel drain"or source to ground.
This connection is - shown as the long bond wire in Figure 8(b). The other bond wire in Figure S(b)
is used to connect the n-cltannel gatecovering the n^'fp avalanche region to a p-ehann^l transistor on
,.
the. same chap for sensing ^utposes. Tl^e measurement of the ability of the n+f p junction for erasing
- regtures *he use of a floating gate type of experiment iii wlch the gate is initially charged
negatively. The p-channel transistor is then used as an electrometer to measure the discharge, if any,
when the n`^} .	 fp junction is avalanched.
The results of-such discharge:experiments are shown in:Figure 7. The-true floating 3,ate voltage
has .been determined Uy calibrating the p-channel sense transistor by . plotting the spr'►se transfer
_. .
characteristic sense (output voltage-versus floating gate voltage) when a knovrin voltage ;is inigosed
on the:floating gate by an externalprobe. Figure 7 shows that indeed then+f p'avalanche^does inject
..
,holes to ..the .negatively charged . floating .gate, .but only a partial discharge is affecte^.^. Using a
13 BV CMOS slice avalanched for 100 ms at 1 mA, it was found that the floating gate can be
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discharged from —30 to -1S volts in the 100-ms period, or frown —40 to —24 volts in like time. The
100-ms avalanche .is seen as a spike in the output waveforms in Figure 7. For longer avalanche
pulses, it was found that the amount of gate discharge sattiratLd. vrith about —20 volts remaining.
B. BOOTST1tAPPiNG
We .found that we could negatively charge a fleeting gate using avalanche injection of electrons
from a p^/n gap/n+ junction. The gate , can be charged up to about one half the avalanche voltage.
- Far the optimtam avalanche voltage of —20 volts for an array wluch is capably of being switched by
an address trartsistar, the floating gate can be charged to about -10 volts. in discrete experiments,
high-voltage punch-t1uaugh of CMOS p-channel-transistors was capable of charging the floating gate
to —30 volts or more. Because of the high. punch-through voltages- required for such charging, the
high-voltage s^arage cannot be implemented into an array because the voltages are too high to
switch with address transistors. It was also found that .the floating gate voltages could be partially
discharged using avalanche injection of holes from an avalanched n +/p junction. Tlie gates could be
discharged only ,
 from voltages more negative than ^2t^ volts up to about -20 volts. Even though we
have both electron and .hole injectors, those which can be integrated together have incompatible
charge/discharge voltage ranges. That is, the electron injector could not charge the floating gate up
to the minimum level that the hale injector can discharge the gate. Or can it?
It was postulated that a negative voltage cottId be capacitively coupled to the floating gate to
aid the erasure process. The circuit element needed to accomplish this coupling is called a bootstrap
capacitor. The floating-gate would be extended over an extra diffusion area, and the diffusion
coupled to the outside world through a pin connection. Thus, any voltage connected to the
diffusion would be fractionally coupled to the floating gate; the fractional coupling coefficient
depending upon .the ratio of bootstrap capacitance to total gate capacitance and bootstrap
capacitance. The bootstrap coupling coefficient should be maximized to minimize the external
bootstrap voltage requirements.
Such a capacitive element was included on the CMOS test bar for gate to diffusion
measurements. The bonding diagram for the inclusion of this capacitor is shown in Figure 9.
Figure 10 shows the structural and schematic representation of the i^ootstrap device. Figure 11
shows experimental results obtained in bootstrap voltage experiments. In this experiment, the
CMOS cell is written by quickly pulsing the sense transistor into punch-through using a —80 molt
pulse for 100 ms. Then, the hole injector is avalanched at 500 uA for 100 ms while the bootstrap
voltage is applied. After the hole injector avalanche is complete, the bootstrap voltage is returned to
ground. Figure 11 shows that the bootstrap begins to aid the erase when V B is —30 volts. By the
18
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Figure 9. Bonding Diagram for the CMOS Bootstrap Capacitor Experiments
time VB
 is —35 volts, the gate can be completely discharged. The CMOS structure bootstrap
capacitor had a coupling coefficient of app:^,ximately 90%, so that —31.5 volts was coupled to the
floating gate during the 100-ms discharge.
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The use of a baatstrap capacitor in conjunction with the n^'^p hale injector gave us the ability
to achieve hole injection capable o^f' discharging the floating gate. Together with the gap-type
electron injector and the sense transistor, we now have all the elements required to design a
'1
nonvolatile element.
However, before we describe the latest nonvolatile cell design, we want -
 to reexamine tl^e
possiblity of using nitride passivated p +fns" junctions for hole injection. A series of experiments will
be described where differing oxide and nitride films will have their hole and electron injection
	 ^
characteristics ;neasured. This will be a last attempt to see if the original DIFMOS concept can be
made to work.	 ,
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SECTION IV
THIRD EXPERIMENTAL SERIES
A. DESCRIPTION OF TASK
This task was funded as an amendment to the initial contract... The objective of the task was to
perform an experimental study of the gate insulatox which facilitates the passage of positive charge
between the semiconductor and the floating gate. It was specified that deposition be by chemical
vapor deposition and by sputtering, and that injector efficiency should be measured as a function of
Thickness, refractive index, etch rate, dielectric constant, and resistivity of the insulator.
In addition to the hole injector dielectrics specified far the task, two oxide types were
fabricated for evaluation as electron injectors. The experimental processing which was carried out to
meet these objectives is outlined in Table III.
In a preliminary rur ► , process variables were adjusted for fabrication of DIFMOS devices. The
most critical process step was optimization of an n+ profile for the desired avalanche voltage
(16-20 volts}, The basic process was used to fabricate devices with various insulator types for the
electron and hole injectors. The DIFMOS test bar was used for each of these runs.
The electron injector insulator variation run included steam and dry oxides, with three
thicknesses of each. For t'^is run, the electron injector oxide was used in both the electron injector
window and the hole injector window.
Insulators for the hole injector window included several types of silicon nitride and nitrous
oxide as described below:
Furnace Tube Nitride: Silane, ammonia and nitrogen passed over slices heated in a
furnace tube to 850°C.
Plasma Nitride: Nitride deposited in an rf plasma reactor at a temperature of 300°C. Two
refractive-index ranges were used, with two anneal temperatures for each range of
refractive index.
Reactor Nitride: Nitride formed in a Nitrox reactor at 850°C.
Nitrous Oxide: Si0 2 deposited in an rf plasma reactor at 300°C using silane and nitrous
oxide as source gases.
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TABLE III. EXPERIMENTAL PROCESS VARIATIONS
Preliminary Run
Adjust process flow for fabrication of slices an CRR pilot line
Optimize n^' profiles for desired avalanche voltage
Process slices and verify performance of devices
p lectron injector Variations
Fabricate slices varying deposition process and thickness for electron injector oxide. 11Vitride
'	 wfll not 6e used in .this run . i The oxide deposition processes and thicknesses to be investigated
are shown below:
Oxide pepasition Process 	 Oxide Thickness	 '
950° Steam oxide	 50 nm, 100 nm, 200 nm,
1100° Dry oxide	 50 nm, 100 nm, 200 nm,
Halo injector Variations
Fabricata slices varying deposition process and thickness for hole injector insulator. {950°C
steam will be used for the electron injectors on all slices.} The insulator deposition processes and
thicknessez to be investigated are shown below:
Hole injector Deposition Process
	 Insulator Thickness
850° Tube nitride 	 50 r. m, 100 nm, 200 nm,
850° Reactor nitride	 50 nm, 100 nm, 200 nm,
300° Plasma nitride
Law index
450° anneal	 50 nm, 10G .;u, 200 nm,
850° anneal	 150 nm, 100 nm, 200 nm,
Standard index
45D° anneal
	
` 50 nm, 100 nm, 200 rtm,
890° anneal	 50 nm, 700 nm, 200 nm,
Sputtered nitrous oxide
	 50 nm, 100 nm, 208 nm,
Slices were processed as described in Table III and devices were evaluated for each slice. Pilot
slices were processed with each injector insulator variation for evaluation by NASA and Texas
Instruments.
i. ION IlIQPLANTED INJECTOR JiTNCTION
It was observed that injection of carriers for DIFMOS devices increased with t^lP avalanche
voltage of the injector junction. In order to compare the various electron and I^ole injectors of this
task on a common basis, it was desired that avalanche voltage be independent of process variabies.
For compatibility with MOS circuitry, the avalanche voltage should be in the range of 16-20 volts.
Breakdown voltage for p^'Jn junctions formed by diffusing p-regions into the n-type substrata
was in excess of 50 volts. For DIFMOS circuits fabricated previously, avalanche voltage was
adjusted by fabricating p^JnJn^ junctions. Breakdown voltage was adjusted to the desired value by
varying the gap; i.e., the width of the n region between the p } and n} regions. This structure is
shown in Figure 12(a). Avalanche voltage in the range of 20 volts was obtained; however, spacing
and avalanche voltage depended critically upon alignment of tYte p^ and n` t
 oxide removals.
S
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Devices for this task were fabricated with overlap junctions to obtain the
- desired avalanche
voltage. For the overlap junction, shotivn in Figure 12(b), breakdown voltage is determined by the
concentration. of the n-region and does not depend .upon- alignment.
An 'ion implanted n-region was used to provide tlYa required n-region profile with process
reproducibility. Implant close.: and anneal cycle were vaned in the preliminary run. to adjust
avalanche voltage..
C. ELECTRON INSECTOR INSULATOR VAR>iAT101giS	 -
Average .
 characteristics of two slices for each oxide condition were measured in slice form
rising a 3-point probe. The characteristics, shown in Table IV wire quite uniform across each slice
and for different slices processed with the same oxide conditions.
TABLE IV. CHARACTERISTICS. OF ELECTRON INJECTORS FOR CARIOUS OXIDES
&[ice
Na.
Oxitte
-Type
Oxide
Thickness
nm
V6
Volts.
9m . jtmhos
@ Vp = 10V
1p ° 1niA
Vtx
Vn['ts
bevice
^ No.
I{t=o)
nA
I^t=50s^
nA
2 Steam 50 19.3 220 3:1 20h 2.2 O.Og
3 Steam 501 18.6 210 2.9 18H 1.8 0.08
5 Steam 100 19.fi 130 4.2 20b 1.0 0.05
6 Steam 1C0^ 99.5 130 4.3 18b 0.8 0.04
9 Steam 200 20.4 70 6.7 9$b 0.3 p.02
10 Steam 200 19.1 7a fi.7 20b 0.4 0.03
12 Dry 5l} 19.2 200 3.3 20b 1.3 .0,05
73 Dry 50^ 20.0 200 3.2 78b 1.6 O.OB
15 Dry 9001. 29.4 120 3.9 20b 1,9 0.05
96 Dry 900 22 ^ 140 3.9 18b 0.9 0.04'
18 Dry 200 28.0 80 5.7 'i8b 0.7 0.04
20 Dry 200 28.1 $0 6.2 20h 0.6 0.05
	
Electraft injection currents ..were measured with.. fixed-gate bias using fhe circuit and 	 :'.
^	
..
^	 measurement conditions shown in Figure 13. Avalanche etirrent was held constant at Q.1 mA and
avalanche voltage was monitored with a digital voltmeter. Injected gate current was amplified with
an HP-425A oiicroammeter, and applied to an XY recorder. Avalanche vaitage increased by a few
E	 tenths of a volt during the avalanche pulse; final values o£ avalanche voltage were recorded Plats of
	
electron injection current versus time as measured on the X Y recorder are shown in Figure 14. 	 ``
^
	
	
Amplification of the HP-42SA was increased by a factor of 10 after 50 seconds to give a more
accurate reading at this point.
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Figure 13. Circuit for Measuring Electron Injection Currant
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Average values of peak (initial) injected current, current after 50 seconds, and avalanche
voltage for each slice are recorded in Table IV. Injected current decreased for thicker oxides as
expected. For the SO nm oxides, steam oxide devices exhibit slightly higher injected current than
dry oxide devices. However, injected current for dry oxide decreases less rapidly as oxide thickness
is increased. The latter effect is probably due to the fact that avalanche voltage is higher for the
100 nm and 200 nm dry oxide slices. Peak concentration of the implanted phosphorus region
decreases because of the long temperature cycle required to grow thick oxides in dry oxygen,
causing avalanche voltage to increase.
D. HOLE INJECTOR INSULATOR VARIATIONS
Evaluation of devices for each film type was carried out on devices 1 and lA of the test bar by
-	 probing in slice form. Several devices of each type were measured. The characteristics measured are
described below:
Threshold Voltage Vtx was measured for a drain current of 10 pA.
Charge Storage capability was measured qualitatively by charging the floating gate with a
probe. aource-drain VI characteristics were observed on a curve tracer to indicate whether
gate voltage remained charged at a fixed value after the gate probe was removed.
27
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"W:ife" capability for the electron injectors was tested using the circuit of Figure I5{a).
The current source was adjusfed for a current of Q.S mA and a compliance voltage of
18 volts, which was slightly greater than the avalancl-^e voltage {l6 volts} of the injector
junction. The source-drain VI characteristic was observed an a curve tracer as the injector
junction was avalanched for a few seconds. Drain current fora 3 volt sweep was recorded
after avalanche.
"Erase" capability for the hole injectors was evaluated using the circuit of Figure 15{b},
The hole injector was avalanched to determine whether the floating gate was discharged.
The maximum gate voltage which could be applied was limited by rupture of the hole
injector dielectric film. The value for which rupture occurred was measured by applying a
negative voltage 1'^y probe to the gate.
The results obtained are listed in Table V for the various hole injector films. "Writing" by
avalanching the electron injector was observed for some devices on nearly all the slices. Those
devices which did not write exhibited high gate-to-substrate leakage.
Erasure was obtained for some devices from the tube nitride and the reactor nitride slices. For
both nitride types, the devices with thinner films erased more rapidly than those with thicker films.
However, the devices with thin films would not sustain as high a voltage on the floating gate. These
	
,:^
results are as expected, since conductivity of nitride films increases with electric field. A given value
of conductivity will correspond to a higher value of gate voltage for thicker films.
Erasure with nitride films had been observed on earlier DIFMOS devices, As discussed
previously, considerably
 power was required for erasure in those devices and the effect was
attributed to heating of the nitride film.
The results described here appear to be a different effect. Power dissipated during the erase
pulse was about 8 mW, which should not produce sufficient heating for conduction in the nitride
film. Furthermore, no erase was observed for injector junction voltages slightly less than the
avalanche value. Erase occurred when injector voltage was increased to the value where avalanche
	 _
current was initiated.
6
In order to determine whether erasure was due to hale injection, a microammeter was
connected by probe to the gate during avalanche of the injector junction. No hole current was
detected, indicating that the erase was probably due to field emission from the gates rather than
hole injection from the junction.
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TABLE V. DEVICE CHARACTERISTICS
FOR VARIOUS DOLE INJECTOR DIELECTRIC FILMS
Film Max
fiun Slice Thickness Vtx Charc,^ Write Gate
No. No.	 lnsufator Type nm @ 70pA Storage Ip {^A} Erasa Volts
4A	 Tube Nitr[de
1 50 3.8 Yes 50 Complete 18
2 50 3.6 Yes 50 Complete 17
3 104 3,5 Yes 110 incomplete 19
6 i00 3.5 Yes 100 Slight 18
7 200 3.5 Yes 254 SSight 23
8 200 3.6 Yes 250 No 27
413	 Plasma Nitride
9	 Law index 50 2.4 No No No 6
11	 Annea1450° 100 2.3 Yes 500 No 38
13	 Annea1454° ^	 20p 2.5 Yes 400 No 52
10	 Law t ndex 5p 4.2 Yes 400 Na 45
72	 Anneal 850° 100 4.2 Yes 400 No 54
14	 Annea1850° 200 4.2 Yes 400 No 48
15	 5tandardindex 50 3.2 Leaky Leaky Na 34
18	 Anneal45D° 100 3.4 Leaky 350 No >55
20	 Anneal 450° 200 3.4 Yes 500 No >55
17	 Standard Index 50 5 ,2 Leaky No No 27
19	 Anneal 860° 10p 5.0 Leaky No No 36
21	 Annea1850° 200 5.3 Leaky Na Na 54
4C	 Reactor Nitride
22 54 3.9 Leaky Leaky Leaky 14
23 100 3 .9 Slight Leak 80 Incnmpiete 16
24 200 4.4 Slight Leak 120 No 26
Nitrous Oxide
25 54
26 100
27 200
^ -
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SECTION V
FOURTH EXPERIIVIENTAL SERIES
In this series of experiments, we have designed, built, and tested nonvolatile memory cells
^ incorporating the gap-type electron injector, the n}/p hole injector, and the bootstrap capacitor. In
two separate designs incorporating the same basic designs of injectors, address and sense transistors,
there are three variations of the bootstrap capacitor size. The full-sized capacitor cell has been
designed to have the same 90% bootstrap coupling coefficient as the CMOS test structures. In
addition, capacitors with one-half and one-fourth that capacity are also included.
One boundary condition of the DIFMOS cell design spelled out by the contract SOW is that
the call design be expandable to integrated arrays. To verify that this can be done, each call design
has included address transistors far switching the avalanche voltages. In addition, there is a
4-column by 8-row array o".' the full-sized bootstrap capacitor cells, as the basic cell design was
designed to permit implementation into avow-and-column framework.
As seen in Figures 1 b and 17, there are three column lines, with a memory cell located on each
side. Two row address lines are designed to select either the right or le#'t-side cell. In operation, a cell
(or row} is selected by connecting the appropriate row address line to —45 to —50 volts. All other
rows are held at ground.
The three column lines operate the sensing, writing, and erasing functions. Application of
—^-5 to —50 to the middle column line (marked W/S} will result in the formation of an avalanche
	
'l
plasma in the electron injector. As the injector is designed to break down in the ^-20 volt range,
approximately —25 to —30 volts are dropped across the address transistor. The finite conductivity
„`
of the address transistor will limit the avalanche current to several hundred microamperes. The
	 `^
electron injector avalanche will charge the floating gate electrode to about --10 volts. ^':.+^	 ,
The state of the floating gate charge can be determined by sensing the conductivity between
the W/S and S column lines. Alternatively, the S column line can be eliminated entirely, provided
the sense transistor source is internally grounded. Sensing would then be accomplished by
	 °
measuring the low voltage (voltages less than the injector $V) conductivity of the WJS Iine to
ground.	 '
33
---
`;
.
_	
.:..	 _.^	 __	 ..	 _. ---T
OR
fRON
TOR
Figure 16. DIFMOS Memory Cell Design —
Dual Bits with Left/Right Select Cb Sized for 90% Coupling
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The floating gate charge can be erased ar removed by applying —45 to —50 volts to the erase
column line. Voltage from this line is routed to both the hole injector junction and the bootstrap
capacitor through two address transistors. The raw address and column voltage lines must be
sufficiently large to apply --35 volts to the bootstrap capacitor diffusion to effect the proper erase; i
	this is why —45 to --50 volts is required on both lines. (Even though the row address line does not 	 ^ ; .
	
actually participate in events within the memory cell, the bootstrap capacitor diffusion and the hole 	 ^ '-
•
	
	 injector diodes are actually loads connected to the address transistors as source followers. It is a well 	 ^' ;'^
known face of circuit design that the maximum output voltage of a source follower is the gate
`
	
	 voltage or row address voltage less the device threshold voltage with all back gate bias considerations 	 ^
incIuded.}
It is very important that two separate address transistors be included for the erase Function. To
minimize the cell size, the bootstrap voltage should be as large as passible. Thus, the bootstrap
voltage is switched through one address transistor. Since the capacitor draws only a few pA leakage
current after the capacitor is charged, the source follower output voltage will be maximized. On the
other hand, the 1;;^Ie injector diode is supplied through a separate address transistor. The source
follower output voltage is clamped to a maximum value by the n+/p avalanche voltage. Thus 20 to
25 volts are dropped across the injector address transistor, and Iike the electron +.ejector, the finite
conductivity of the address transistor limits the hole injector avalanche current to several hundred
microamperes. So from a single erase Column line, we supply maximum voltage at zeta current to
the bootstrap capacitor node, and avalanche voltage and current to the hole injector junction.
Several lots of the DIFMOS cells were fabricated and tested. In general, excellent performance
of individual cells was attained, but there were several problems. First, a small desig^r error in the
32-bit array causes all the even-numbered row address lines to exhibit a 7-volt breakdown. This was
caused by a violation of the diffusion to guard ring spacing requirement. Normally, this is 12.7µm,
and is drr•^ pped to 3.8 µm in the electron injector. The design error actually resulted in the n* and
p^ diffusinns touching, resulting in the 7-volt 13V. So all arrays are limited to only the 15 bits,
found an the 4 ^^dd ^^^_.^^. This problem did not affect the discrete cells on the chip.
_ Second, it wa.s Found that we had very poor control of the electron injector avalanche voltage.
Computations show that a 254 nm error in alignment can result in a 6-volt differential in
electron injector i:+reakdown voltage between the left and right halves of the cell designs. The layout
of the injectors is such that the misalignment is added to the spacing of half the injectors, and
subtracted from the others. While individual cells and some arrays of I G bits could be found, it is
doubtful that many 32-bit arrays would have worked, even had the design error previously
mentioned not occurred. And probably those 32-bit units that might have worked would have
exhibited a different BV between the odd and even rows (or left and right-handed cells}.
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In spite of these problems, we have characterized a number of arrays and cells. In general,
storage time is quite long with charge ot,eying a log time dependence. For every decade of time, the
sam..e percentage of original charge is lost. Figure 18 shows an example of storage characteristics.
The rata of decay has been determined to be less than i%Jdecade at 85°C; this extrapolates to more
than 90% of the original charge remaining after 100 years. Of course, we cannot actually predict
that the charge will remain that long unless we actually wait the full time; but to date, we have not
measured any examples of dev.ation from this law, unless a particular device was exhibiting poor
storage characteristics to start with.
Figure 19 shows an example of degradation of the writeJerase window with repeated
write JsenseJerasefsenw cycling. In each case, the writeJerase pulses are' —50 volts at 100 ms.
Figure 20 shows the cycling continued to 10 5 cycles. In spite of significant decay of the WJE
window, there is still a measurable and usable window. For applications requiring a larger number of
WJE cycles, differential s^nsing can be used as opposed to the more desirable direct sensing; but the
devices would at least be usable.
Figure 21 shows a comparison of the WJB degradation between the three bootstrap cell
designs. As expected, the smaller sized bootstrap device shows less erase with the same voltage
conditions because the bootstrap coupling coefficient is smaller. But it also shows less WJE
degradation because less current is req^aired to be injected through the oxide to achieve the WJE
operations. Hence, there is less trapping because the trapping depends only on the amount of charge
passed tlu-ough the oxide, and not on the avalanche time.
Figure 22 shows that the WJE window is increased by lengthening the width of the WJE pulses.
In all these experiments, devices which show partial bootstrap erase were selected so that the initial
effects of decay at the off-level can be seen. A device which completely erased would pass through
the threshold level, and off-level decay would not be seed.
Figure 23 shows an effect called recovery wherein a device is initially cycled and the WJE
window is recorded. After storage, some of the traps are thermally emptied, and the WJE window
may partially or completely recover its original characteristic. Again, the smaller capacitor devices
appear to show mere complete recovery than the larger capacitor devices !^ecause fewer of their
traps are filled under equivalent cycling conditions.
Significan * progress has been achieved toward development of a semiconductor nonvolatile
reprogrammable memory technology. From the original concept, three design iterations lfave been
required to achieve workable cells. The development of the low-voltage electron injector, the search
^ for usable hole current, the development of the n }Jp hole injector, the concept of the bootstrap
capacitor, and the implementation of all these ideas into a single, addressable integratable cell design
are highiigltCs which clearly stand out as milestones in our progress. The major remaining problems,
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including (1) alignment sensitivity of the electron injector, (2) excessive cell size, and (3)
degradation of the W/E window will be studied in the next phase of this contract, where
improvement of the DIFMQB device characteristics will be the overall goal.
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SECTION VI
FIFTH EXPERIMENTAL SEItLES
^ In this last experimental series, significant improvement in the performance of the DIFMOS
devices was attained through a combination of design and process improvements. Cell size was
reduced from . 77.4 nm2 per bit down to approximately 10.3 nm2 per bit. The alignment sensitivity
of the gap electron injector was eliminated by the use of an implanted electron injector. Also, i he
deep hole injector diffusion has been replaced with a shallow implanted diffusion which results in a
shortened cycle time. Smaller cell size, simpler array designs, and process improvements result in
faster programming with Lower voltages and reduced degradation with write/erase cycling over the
previously designed devices.
A. THEORETICAL STUDY OF PREVIOUS DEVICES
The electric fields required for prograanming the DIFMOS devices are considerably greater than
the normal operating voltage encountered in l?MOS circuits. The worst-case voltages are
encountered during the bootstrap operation of the floating gate voltage which is required to initiate
hole injection. There is some concern that peak voltages encountered during the operation of the
DIFMOS device may be dangerously approaching the maximum dielectric field strength for the gate
oxide. Therefore, it is desirable to determine what the electric fields are in the DIFMOS device
under ail operating conditions.
A concise closed-form solution for the electric fields in the insulators of the DIFMOS devices
does not exist, because the regions of interest in the insulator involve atwo-dimensional boundary
value solution of Poisson's equation. However, a number of approximations to the fields may be
used. One of the most detailed solutions of the fields in an oxide-passivated, avalanching junction
has been done by Bulucea et al ^ Bulucea's solution was achieved by relaxation techniques in arrays
of 80 by 6U and 80 by 20 paints. He concluded that under the influence of a control gate field, the
peak electric field in the oxide occurs at the Si/SiO 2 Interface at the metallurgical junction of the
avalanching diode where strong field crowding occurs. Bulucea et al. g
 found that the maximum
field strength in the oxide near the edge of the avalanching junction is in excess of 1.4 X 10 6
 VJcm
for 100 nm oxides. Although this value of maximum field strength is much greater than the 5 X
10 5 V/cm value used by Grove, l0 such fielris are consistent with experimental findings of avalanche
injection. This reported peak field is still wel! below the breakdown strength of silicon dioxide
which is approximately i 07 VJcm.
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Referring to Figure 24, the average peals fields present in the gate oxides over the sense
transistor, the hole and electron injectors, and the bootstrap capacitor can be calculated easily
under conditions of reading, writing, and erasing. These average peals field strength values are listed
in Table VI. The term "average peak field strength" is defined as the average electric field in the
gate rielectric under peak. voltage conditions. The average field is obtained simply by dividing the
voltage difference by the dielectric thickness. Average field strength does not account for higher
localized field strengths which may arise as a result of field crowding. Typical numerica! values have
been inserted in Table VI to permit an estimation of the oxide fields during sense, write, and erase
cycles. Note tx^at the gate voltage VG is affected both by injected negative charge (0 to —1 ^ volts)
at VB = ^ and by the bootstrap voltage (^VG ^ K X QV B where K is the bootstrap coupling
coefficient). Since Bulucea et al.^ showed that the peak field is greater than the average field in the
avalanching injector, the peak field coming closest to the oxide breakdown occurs in the hole
injector during the erase cycle: The average field in the oxides daring the erase cycle can be as high
as —4 X lOb voltsJcm, which means that Lhe oxide integrity of the D1FM^S devices must be goad.
Note also that the DIFMOS devices do not erase by bootstrap action alone, since both bootstrap
field and avalanche are required for hole injection. We thus conclude that the erase action is not due
to afield-dependent bulk oxide leakage mechanism.
13. A`JALANCHE INJECTOR ANALYSIS
Injection of electrons into SiO^ from an avalanching p-n junction is analogous to thermionic
emission from a heated cathode into vacuum in that production of a population of energetic carriers
results in some carriers having sufficient energy to overcome the potential barrier at the interface.
Thus, avalanche injection can he analyzed in a manner similar to tltermionic emis^ion, except there
	
are ntat^y physical differ.nces. The avalanche plasma produces the energetic or hot carriers by the 	 ^ ..
	
actic5a^ of high electric fields on the free carriers. Thus, the carriers can be "hotter" than the lattice.
	 z ,
Iii therntic^nic emission, bath the carriers and the lattice are heated. Also, the barrier heights for
	
injection into Sias are lower than the vacuum barrier. Finally, thermianic emission into vacuum has
	 '4,=^
no direct analog for hole injection which can occur under suitable conditions into an insulator.
:1 ';
.:.
	
Perhaps the most comprehensive analysis of avalanche injection into Si0 2 has been done by
	 ^	 ^ ;:,..
Bulucea. 11 This paper considers the effects of surface field, barrier height, perturbation of barrier s ---
height by surface fielct, and energy spectrum of the carriers to obtain a number for the injection
	
efficiency, which is defined as the ratio of injected current to avalanche current. Correlation of the
	 `^ `
	
injection efficiency between theory and experiment .;an be use .-1 ^o iiSdica*.^ fire validity of the 	 ^-`
analysis.
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TABLE VI. AVERAGE PEAK ELECTRIC FIELDS IN DEVICE INSULATQRS
DURING READ (SENSE), WRITE AND ERASE CYCLES
Sense Writfl	 ^ Erase
VData	 0 to —14 V 0—^ —14 —q0—► —34"V^"
VyttS V I]ata	 0 to —10 V AVe	 --20 0
VE 0 0 AVh	 —20
Vg 0 0 BV	 —35"
1=ie^d V/cm V/cm V/cm
E7 {gate to source} V 
X VS 0 to —106 0 to —10;-6 —4 X 106 to —3 X 706D
V VWS
^E2 (gate to drainl +146 to — 306 ; 2 X 10' 6 to +1 X 90 ' 6 —rE X 906 to —3 X 146
X 0
VG—VWSE3 lgate to electron +106 to —106 +2 X 906 to+1 X 906 —4 X 90 6 to —3 X i46
injector p^"='1 XO (causes elec, injl
Eq {gate to electron V^ 0 to —i46 0 to —i06 —^i X 10 6 to —3 X 106
injector n^'j X
Erg (Gate to hole VG D to —i06 0 to —i06 —4 X 106 to —3 X 106
injector n'^j XR {causes hole inj.j
VG —VEEg {gate to hale 0 to —106 0 to —706 —2 X i46 to —7.5 X 105
injector p*) XO
E^ {gate to bootstrap VG—VB 0 to —146 0 to —i46 —.5 X 106 ta+,5 X 106
capacitor) XO
t
" It is assumed that BV = 35 places ^V G = —30 volts
'*VG is the floating gate voltage
The most important aspect of the injector analysis is the energy spectrum of the hot carriers.
Holes and electrons in the depletion region of areverse-biased junction gain energy from the electric
fields present, and lose energy to the lattice in the form of optical phonons and in ionizing lattice
collisions. The latter produces additional holy-electron pairs which then become free carriers under
influence of the electric fields. The energy imparted by the electric field is superimposed upon the
normal distributions of energy oi' the carriers in the semiconductor. Solutions of the Boltzmann
transportation indicate that the overall effect of the electric field on the el^ergy distribution of the
carriers is equivalent to their having a characteristic temperature hotter than that of the lattice, and
the distribution of these carriers in energy is MaxwelIian at the characteristic temperature. Titus,
there is a relationship between electric field and electron temperature given by:
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where	 E =electric field
,•'	 lr = mean free path for phonon-emission interactions
^r = energy of the zero-wave-vector optical phonons involved in these interactions
r = ratio between the mean free path for ionization interactions l i and lr.l l
The most likely values for ^ r and lr as used by Bulucea 11 are
tar = 0/063 eV, ]r = C0 A
Bulucea's value for r is 3.2, which means that the optical phonon generation is mare probable than
ionization interactions.
For the abrupt one^ided junctions used for hale and eler*ron injectors in this study, the
doping concentration was set in the 4 to S X i 0 16 cm-3 range to provide avalanche breakdown of
approximately 20 volts. The maximum electric field strength in such diodes is approximately
S X lOS
 volts/cm, occurring at the metallurgical junction. The characteristic temperature calculated
for these junctions using equation (1) is 2500 I^. Thus, the energy distribution of the carriers in the
avalanching junctions is given by
n (^) = const ^' 2^ exp(—^a^kTe)	 (3?
where Te = 2500 K and W is the energy of the hot electrons. This is the characteristic temperature
fox aone-dimensional diode. Field crowding that exists near the surface of three{limensional injec-
tor diodes can result in higher characteristic teanperatures near the injection region.
Figure 2S shows the energy band diagram of an MOS structure with conditions favorable for
0 
electron injection. The barrier height of 3.25 eV from the silicon conduction band to the oxide
conduction band is perturbed by the oxide electric field. The perturbation is due to Schottky or
image force barrier lowering and is approximately 0.28 eV far junctions of the type used in
DIFMOS device charge injectors.
Bulucea's ll analysis of the avalanche injection phenomena indicates that the avalanche
injection ratio should be between 4.3 X 10 -4 and 4.7 X 10-3 for typical surface potential values.
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Figure 2& shows the results of fixed-bias measurements of avalanche injected gate current from bath
hole and electron injector junctions. In both cases, the injection ratio is within an order of
magnitude of the anticipated values calculated by Bulucea. Carder trapping in the oxide does not
permit the injection of constant current unless a variable gate voltage bias is 1:^^ :'. '"he peak value of
the injection ratio was calculated by fitting dominant time constants anal amplitudes to the
'	 experimentaI data and then calculating the injected current at t = 0. Because the trapping rate is
maximum at t = 0, estimates of the initial injected current are apt to below, which agrees with the
^ measured xesults being Lower than the calculated values. However, the relatively close agreement
between experiment and theory indicates that BuIucea's analysis is an excellent model of the
injection phenomena.
1. Consideration of the Physical Reality of Avalanching Holes and Injecting Positive Charges
The physical reality of avalanche injecting hot holes from areverse-biased junction into silicon
dioxide is often questioned. This reality can be accepted if one considers the true nature of the hole
which is the motion of an unoccupied state below the Fermi Level.
Thermally oxidized silicon surfaces consist of an insulator having a great deal of short range
order that is sufficiently crystalline in nature for the usual quantum mechanical considerations for
holes and electrons apply. But the question still remains, how does one inject an empty state into
the oxide?
Referring to Figure 27, observe the energy band structure of the gate, insulator, and
semiconductor under avalanche and field conditions favoring Bole injection. Bulucea I 1 has shown
that the fields of the avalanche produce Maxwellian distributions of hales and electrons near the
surface of the silicon. Since hole energy in the band diagram increases in the downward direction,
one can expect same small number of very energetic holes to be formed deep in the valence band
near the SiC2 interface. These deep states can be quickly occupied by neighboring electrons. But
for an electron to fill the state, it, in turn, must also create a hole. Therefore, the holes have velocity
in accordance with Maxwell -Boltzmann statistics. We can thus postulate that the creation of very
energetic holes near the oxide interface results in the finite (but nontrivial) possibility that the hole
state is filled by an electron from the oxide. Thus, we inject holes into the oxide by creating a
sufficiently deep unoccupied state in the silicon near the oxide that an electron in the valence band
of the oxide can move into the unoccupied state deep in the silicon band. Hole injection takes place
by the motion of unoccupied electron states.
An obvious objection to this idea is the slight probability of filling the deep state from the
oxide rather than the silicon. This is exactly the case that was observed experimentally. The
measured injection probability, defined as injected gate current avalanche current, is typically of
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the order of 10"4 for both holes and electrons. Tlius, only a small fraction of the energetic carriers
participating in the avalanche actually end up being injected into the oxide with sufficient energy to
overcome the surface barriers.
C. FIGURE OF MERIT
ReIativP performance of nonvolatile memory devices can be compared by the use of a figure of
merit. A r^gure of merit For the DIFMOS devices can be arbitrarily defined by the following
expression:
©VAR
fM ^ NyNmNI,A(ty, +te)trVB{Vw -t Ve){^V^,^,+^Ve)(i"^+ie)DLrLCVpp{1 +C}
Where
' fM =figure of merit
^Vg ^ change in gate voltage from on to off states
R - number of write erase cycles to failure
N y = age of the technology in years	 r
Nm =number of mask levels
Np = number of major process steps (including mask levels)
A =size per bit in an array (nmZ}
tv, = write avalanche time (seconds}
to = erase avalanche time (seconds)
tr = read time (seconds))
Vg ^ erase bootstrap voltage (volts}
Vw =electron injector avalanche voltage {volts)
V^ = hale injector avalanche voltage (volts)
^ Vw = degree of process control of the electron injector avalanche voltage (volts)
d Ve = degree of process control of the hole injector avalanche voltage (volts)
iv, = electron injector avalanche current (amps)
s z	
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= hole injector avalanche current {amps)
D = decay rate of the data in %/decade
Lr = number of row lines/bit in an array
Lc = number of column lines/bit in an array
Vpp = grogram voltage which must be applied to an array for writing and erasing (volts)
C = number of metal-to-silicon contactsf bit in an array
In general, every factor which improves DIFMOS by getting bigger was placed in the
numerator, and every factor which improves DIFMOS by getting smaller was placed in the
denominatox.
Let us also define a relative figure of merit f R
 for comparing two differing devices as the ratio
of their respective figures of merit. Thus, a 2X improvement in almost any one factor wii! result in a
2X improvement in the relative figure of merit.
Using this figure of merit, the performance of previous designs has been rated. The best device
designs shown in the Fourth Experimental Series exhibited afigure-of-merit rating of 0.145, based
upon the gap-injector process. Substitution of an implanted injector for the electron injector to
eliminate the alignment sensitivity raises the rating 0.183, a 1.25X relative improvement. Other
devices prior to these were not functional or exhibited a poor relative rating compared to the O.1G-5
value listed above. The 1.25X irapravement was predominantly due to reducing the electron
injector avalanche voltage variation caused by process-induced gap variations in the gap-type
electron injector.
The Fourth Experimental Series device designs were operating devices but they had a number
of problems. The major problem encountered was the extreme sensitivity of the avalanche voltage
of the p^/n/n} gap-type electron injector. In addition, the cell size was extremely large
(77.4 nmZ/bit), imposed by the ]row/3 column array organization and the 12.7 pm p+-to-n^ guard
ring spacing. Finally, operating the bootstrap capacitor as part of the source-follower load through
an address transistor required extremely high voltages to operate the array (over 4S volts for the
undecoded arrays}. While the basic injectors performed well, it was felt that improvements could be
made in process and design to raise the device figure of merit.
53
I
__^
_;
.^
.I). DESIGN RULE CHANGES
	 ^
One idea developed in the Third Experimental Series and later incorporated into the Faurth
Experimental Series devices was the elimination of the gap-type electron injector by implanting into
the gap region. The implant.dose could be adjusted to set the avalanche breakdown voltage at nearly
any desired level completely independent of alignment problems. Tltus, voltage variations in the
	 ^, '1
injectors were eliminated.
	 ^'
,,
In the move toward higher densities, the 7.0µm deep p-type diffusion which sets the hole
	 j.
injector avalanche voltage can be eliminated in favor of a shallow 1.25 µm deep implanted p-type 	 ^ ';
region. Both of these injector diffusions can be implanted just before gate oxidation, and activated
during the gate oxide growth. This gives good independent control aver both injectors, shortens the
process, and offers the patentia! for higher circuit density by reducing the p type region lateral
diffusion.	 ''
The p} to n{
 guard ring spacing can be reduced from l'?.^ µm to 10.2µm without any
jeopardy, even though the substrate resistivity is in the b to $ohm-cm range. The p*/n/n^ diffusion
to guard ring breakdown mechanism is similar to that of pin-type diodes, and overlap of their
space-charge regions is not harmful. {This differs from space-charge overlap from p + to p*
 which
amounts to punch-through in an MOS transistor.)
Finally, reorganization of the cell into arrays in either a one raw/two column or 	 {
two row/one column addressing scheme, rather than the previous one row/three column design,
permits more compact array designs. Bootstrap voltage requirements can be lowered by operating
the bootstrap diffusion directly from the row or column line without passing through an address
transistor. Finally, combining as many fwictions as possible on the row and column lines, and
attempting as dense a layout as possible will result in smaller cell sizes.
loo implantation is a technique that will be used extensively for setting the injector avalanche
voltages. It also has the potential use for adjusting device V tx , forming depletion load transistors,
and partially eliminating guard rings by implanting field shields to give maximum field threshold
voltage and junction breakdown voltage. Far this study, only injector avalanche voltages will be
adjusted by ion implantation.
E-beam lithography offers the possibility for smaller pattern definition, but pattern definition
is not presently the limiting size factor in DIFMOS. Instead, space-charge widths required to
support the programming voltage impose pattern sizes which can adegttateIy be defined v^^ith
conventional photamasks; therefore, e-beam lithography zs not required to improve cell size.
E
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j	 aAlloy insulators have been considered in the third experimental series without any encouraging
alts. It appears that the oxidized silicon surface provides the optimum insulator, with minor
variations in the growth process being the key to improving the insulator properties.
All previous designs ha,e utilized aluminum metal for the floating gates. However, the storage
. time of aluminum metal gate devices is limited by, surface leakage of charge which is affected by
moisture. 1'olysilicon gates which can then be thermally oxidized may provide a superior gate from
a storage standpoint. However, no other significant Factor is expected to be affected. Designs
incorporating both silicon and aluminum gates will be submitted, but we see no advantage in other
gate materials at this time. Unless an obvious advantage for some other material arises, the
semiconductor industry will probably consider aluminum ar silicon as the accepted gate material in
the near future.	 .
E. DEVICE DESIGNS
The following device designs are submitted to fulfill the requirements of TasEc XIV. Although
only five designs were required, seven designs were submitted. These designs offer variation in
design layout rules, bootstrap capacitance ratio, and metal gate versus silicon gate. One approach
offers a different circuit approach which excludes contacts from the cell whi p
 utilizing aluminum
gate technology. In each case the design of the electron and hole injectors is the same proven,
implanted design as that used in the Fourth Experimental Series.
The electron injector is designed with 7.6 µm spacing between p^ and n^ `^ re^,ions with an n^
implant between them to reduce the effect of misalignment on V a. The e— avalanche injection
actually occurs at the p^ Jn+ junction. The hole injector is designed with a p +Jn^' junction. In all
test devices except one, the hole injectors maintain large spacings between the p^^ and n^^'. In
laying out the contactless cell {CNLES), the p^ to n^^ spacing was reduced to the minimum
allowed 7.6 pm (aggressive layout rubs). This design is still the same as the others in that it relies on
p+Jn^" avalanche, but it also makes maximum use of the layout rules to reduce the size of the
memory cell.
The remaining paragraphs will give specifics concerning each test device. The test devices
include STAGG, AGGNP (which is pnpttlated by memory cells AGGM 1 and AGGM2), NOCON
(which is populated by memory cell CNLES}, GOSGT (which is populated by memory cell
CONSG), and AGSGT (which is populated by AGGGG). NOCON is the metal gate, contactiess
design. COSGT and AGSGT are silicon gate designs.
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STAGG (Figure 28) was designed to allow comparison of tl ►e conservative layout rules used in
the layout of the cell in the 256-bit array and the more aggressive layout rules which allow:
1) 5.1 µm X 7.6 µ m contacts
2) 5.1 µm minimum diffusion widths
,^
3) 7.6µm minimum spacing between diffusions
4) 7.6µm/7.6 µm minimum metal line widths and spacings 	
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Figure 28. Fifth Experimental Series —STAGG
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The test device is drawn in discrete farm to allow direct access to each injector, the bootstrap
capacitor, and the sense transistor. The test device also makes minimum use of n^' guard rings (i.e.,
placed only in areas where metal would cause V t f turn^n between unrelated p^ lines). This
approach to guard rings was used in all test cells.
AGGNP (Figure 24) was designed to house memory cells AGGM1 and AGGM2. It simulates
address transistors leading to each row and column, accesses both injectors in each cell type,
accesses both plates of the bootstrap capacitor in each cell type, and accesses the drain of the sense
transistor in each cell type. AGGNP, AGGM l , and AGGM2 utilize the aggressive layout rules.
Figure 29. Fifth Experimental Series -- AGGNP
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AGGM1 and AGGM2 are identical except for the size of the bootstrap capacitor:
i
AGGM 1 has c-- C^ C - SO%	 (4}	 ^
B	 L	 ^	
s
C	 _
AGGM2 has	 BC = &0%	 (5}	 ( '^ .'
^!-1
The layer cell sizes of AGGM1 are apparent in l;igure 29. The purpose of altering the C ratios is to
determine what minimum ratio is required for satisfactory erasure. Other than the use of aggressive
layout rules, the differences between AGGM1 and AGGM2 and standard cell used in the 25b-bit
	
3
array are:
1) Column line is all diffusio^l rather than alternating metal and diffusiozl. T11e cell size
reduction allowed by the omission of two cotltacts results in a shorter cell with
consequent reduction of p^^ resistance. Additionally, the ^ 100 ohms of contact
resistance is also removed. The net effort is to make the cell difl`usion columns quite
competitive with the hybrid metal/dii'fusion column lire.
^.
2) Zero spacing betwec;n sense transistor chatlnei atld electron injector. This has not
	 ^
been done in the other cells because of uncertainty about the efi'ect of the
n`^' implant on t11e setlse transistor turn^n cllaracteristics.
	 :;,^
In both memory cell types the p^ to p^ spacing between the column and the sense transistor drain
	 '
were maintained at 10.2 ,einit0 a55111'e punch-through did not occur when both are brought to a large
negative voltage
NOCON (Figure 30) was designed to house a 3 X 4-bit array of ] ? CNLFSS cells (Figure 31).
No effort was made to obtain direct access to the inj^;ctors, bootstrap capacitor, or sense transistor
on the assumption that injector operation and cflarge storage could be assured a:s functional on the
other test devices. The unusual arrangement of the CNLESS cell made us much more desirous of
knowing its behavior in an actual array. T11e array is sufficiently large to get a view al' (1) passible
cross coupling between bits on all sides of ille bit, and (2} voltage drop in the two column titles.
No column or row address transistors were used because of the ut^ktlowns about voltage drop
in the column lines and voltage required in t11e raw line to sufficiently turn on the two select
transistors to allow sensing between the two colutntl lines. Tl1e unusual structures under the four
row control pads are input static charge devices cottsisting of :t V-I- F device in series with a large
resistor.
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SCALE: BDND PADS ARE 100µm X 160µm
Figure 34. Fifth Experimental Series -- NOCON
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COSGT (Figure 32) houses CONSG and AGSGT (Figure 33) houses AGGGG, They represent,
respectively, a conservative layout rule approach to silicon gate DIFMOS versus an aggressive layout
rule approach to silicon gate DIFMOS. COSGT and AGSGT are functionally identical and allow the
following:
1) Direct access to both injectors
i	 2) Direct access to the column lines
3) Address transistors to the column line and both row lines
1
	 4) Sense transistor simulation for indirect determination of gate voltage an sense
transistors in cell
All these device designs are capable of being implemented in array designs in that required voltages
and currents can be switched by on-chip address transistors.
F. PROCESSING
The DIFMOS processing sequence including the implanted ]tole and electron injector implants
is listed in Table VITA. Table VIII compares the DIFMOS process to basic PMOS metal-gate,
p-channel FAMOS, CMOS, and MNOS. DIFMOS is roughly equivalent to CMOS in processing
complexity. Although it has one more mask level and processing step, the extra implant diffusions
are much shorter than the single CA'105 p-tank isolation diffusion, so the CMOS and DIFMOS
process are roughly equivalent. Another way of comparing the DIFMOS process is to consider it as
basic metal-gate p-channel MOS with three extra diffusion and patterning steps for the guard rings
and injectors. In summary, DIFMOS has the processing complexity of CMOS, and it ol`fers
writable erasable nonvolatile EA}ZOM capability of MNOS. The simpler FAI^iUS process is not
electrically erasable, and MNOS, while being electrically erasable, is a much more complicated
process than DIFMOS.
The process can be modified to provide silicon gates by the insertion of three steps listed in
Table VIII3. Tl^is is a simplified approach to permit evaluation of storage properties of oxidized
poly-silicon gates. Using this modification, all MOS gates would be poly-silicon, and no aluminum
gates would be functional unless further additional steps were added. Also, there would be no
poly-silicon to silicon contacts. The poly silicon would have to be doped duri^^g deposition it`a low
sheet resistance is desired.
G. TESTING
Within the time t`rame of this contract, five lots of material of the Fifth Experimental Series
devices were processed. The first two lots of material were processed more or less simultaneously
using the oId CMOS-type '1.0 pm deep p-type isolation region as the hole injector diffusion. These
first two lots of material showed that the smaller cell designs were inoperative dt:e to lateral
CI
,^	 ^*
- ^
•.ji	 a •
	}
i
,;.	 ^, ° .
^^	 4	 r
_.+^ ^
s
S y^^ ^
^^^..fi
[w
. ^ ^	
n^	 f
{	 ^ ^^'^ -
^	 1
S ^:	 ai i-^.
..	 M111	 ^ •R
' -^ S	 "1 ^	 t"1^ ^
^^••,
^	
^{	 tt	 ° I	 ^	 i
^ • }	
^ 1
^l ^i -^ 	 -•	 r ^. ,^^^.	
^^A't^^ r'^j+`	 !	
^
^ ,
t
^	
.. ^.
1"	 ^ `
,.
V
-	
^	
^, r
-----------°^^.
i fs	 ^^	 :v	 •^^^,
^ Y 	S
.t A'f.^,
- ^ f_
r	 w-,f	 i
}^	 '.a^J^yr-'"^.. A^_
,^..^
*,fir ^ ^s ^^
-:.
i	 .jam	 ^!
v
^
:
^•	 . e	 4r
y `"^^i
r^	
..
^~	 -
1,.
LK
aY
^	 ^ ^^„^ ^
r	 s	 i l	 /	 ^
.._^ ^_r... ..+•
	 4.......
SCALE, BOND PADS ARE 7.; ..m X 75 pm
Fibure 32. Fifth Fxperimentat Series -- CNSGT
62
..	 ..	 .. ..	
.,qC..
^ w&
1.	
e
MY ` 	t
^ F^, .^Y,
	
^k^
SCALE: 6p ND PAaS ARE 7.ra µm X 75 i:rn
a^
^, :a
Figure 33. Fifth Experimental Series — AGSGT
63
_....---..._ t
TABLE VII. DIFMOS PROCESS SEQUENCE
A. Final meiat-gate D1 FMOS process sequence including implanted electron and hale injector diffusions.
Starting {Ulaterial: 6 ohm -cm n-type silicon
"1. Fieldoxidagrowth
"2. Pattern p+ '^ source and drains
•3. Diffuse p'^'^ regions
4. Pattern nt^ guard rings
5. Pattern n^+ regions
'	 *6. Pattern gate oxide regions
7. Pattern p''' hole injectors
8. Implant p^' hole injectors
9. Pastern n'^ electron injectors
10. Implant n^' electron injectors
"11. Grow gate oxide	 ,
"12- Pattern mate!-to •silicon contacts
"13. Deposit metallization
*1G, Pattern metallization
"15. Deposit protective overcoat
"18. Pattern bond pad openings
" Indicates steps in basic metal gate p -channel MOS process
B. 1=xtra process steps to be inserted far poly-silicon gates
11a. Deposit poly-silicon
i 16. Pattern poly-silicon
11c. Qxidize poly-silicon
TABLE VIII. DIFMOS PROCESS COMPARISON
(Metal-Gate PMOS Basis)
Number of mask levels
Number of diffusions
Number of major process steps
Nonstandard steps
Nonvolatile
Electrically erasable
PMOS FAMDS CMOS
5 6 7
1 2 3
10 12 15
None Nnne None
Nv Yes No
— No —
OIFMOS MNOS
8 9
4 3
16 19
None EPl substrate,
2 nmtunnel oxidelnitride
gate dielectric
Yes Yes
Yes Yes
diffusion of the 7.0 ^m deep p-type diffusion spreadil^g the 12o1e injector into contact with adjacent
portions of the cell. It was at this point that the process was modified by replacing tlae deep p-type
diffusion with a shallow p-type implant just prior to grr. wt:h of the gate oxide. Thus ;
 both hole and
electron injector breakdowil voltages are set by diffusions wl^icll are patterl^ed and implanted in
successive steps. The next three lots of material proved that this improvement arorked, and that the
G4
small cell designs were fully functional. In fact, using the figure of merit in Equation { i ), a relative
improvement of over 108 was obtained from the new device designs STAGG and )vOCON,
compared to those in the Fourth Experimental Series.
There were some additional problems encountered. There was a coding error in the AGGNP
^
	
	
cell design which caused the entire cell area to $e covered with p^ diffusion. This was the only
design or coding error discovered on this test bar, and it has since bean corrected and a new mask
a made. However, the overall design -process-test cycle time has already overrun the original six
months of this add-on portion of the contract. Therefore, we have insufficient time to process
material with the corrected AGGNP mask or to work out a good silicon gate process in time t^
include the results in this final reprot. Therefore, test results are limited to tl^e STAGG and NOGON
cells which represent three of the seven individual device designs submitted. Except for possible
improved storage characteristics on the silicas gate devices, characteristics of the other device
designs will probably be nearly equivalent to the STAGG and NOCON results.
To summarize the testing results to date, all the cells which have been tested have worked
extremely well in comparison to previous results. STAGG shows that both the 1 G.1 nm ? and
9.7 nmZ per bit cells work, and NOCON verifies that the 9.7 nm^ per bit cells can function in an
array. The smaller floating gates, together with more efficient injectors and better gate oxides,
provide the ]0 8 improvement i.^ ttoure of merit that was previously mentioned.
1. Data Write, Erase, and Read Speed and Power
Figure 34 shows the time dependence of a STAGG-type device 17oating-gate voltage wltile the
electron avalanche injector is operated. The avalanche ve'tage is 28.5 volts, with current drive to the
injector diode set to SOO,uA, resulting it 14.2 milliwatts of power dissipation in the electron
injector. The floating-gate voltage begins to charge from 0 volts to a value approximately half the
avalanche voltage at a rate of approximately —Z.5 X i 0 `1 volts/second. In one millisecond, it reaches
—9 volts; in ten milliseconds, —12 valts. This result was obtained on a device which had not been
previously operated, so the oxide traps were empty, and the injectors operated with maximum
effsciency. A device with filled traps would show a reduced charging rate.
' Figure 35 shows the time dependence of the STAGG cell floating-gate voltage during the
operation of the hole injector. The initial voltage on the floating gate was set to —40 volts by an
external probe, which was removed from physical contact to the floating gate prior to starting the
avalanche. Because a negative electric field is required for hole injection, the hale injector diode can
only partially discharge the floating gate to a minimum voltage level; this minimum level is the
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Figure 34. Time Dependence of Floating Gate Voltage
During Avalanche of the p^"}' n^ Electron Injector
tlu-eshold voltage for hole injection, V htx . Devices in tl.e Fifth Experimental Series exhibited Vhtx
as low as —1A^.5 volts. T11e initial discharge rate of the floating-gate voltage in Figure 3^ is over
9 X 10`^  V^cm. Within one millisecond, it has discharged to —24 volts; in ten milliseconds,
—1$ volts. The device in Figure 35 asymptotically approaches Vhtx = —14.5 as the avalanche
continues. There has been some evidence that Vhtx is related to file hole injector avalanche voltage.
Experiments comparing hole Injector avalanche voltages of —25 volts and --15 volts indicate that
Vhtx is essentially equal to the avalanche voltage. This effect may be coincidental, and
consequently is bei^-►g investigated further.
:? ^ !? ^7I^UCIBILZ'.L'Y OF Ti3I•'
66	
^.'. ^1t^^NA.L PLiC^^ IS POI^^ .
7
7
W^
-1
I:
I	 E
E
TIME (ms)
Figure 35. Time Dependence of Floating Ga#e Voltage During Avalanche
of a p^/n+^ Hole Injector Junction IA = —500 ^cA at —14,9 volts
Power consumption during the erase operation takes place in two ways, (1} direct power
dissipated in the avalanche junc inn, and (2) power required to operate the bootstrap capacitor. The
avalanche power is 500 uA X 14.9 volts ^ 7.45 milliwatts. The power required to charge the
bootstrap capacitor is negligible compared to the avalanche power, because it requires only a
transient current.
Figure 36 shows the floating-gate voltage of a STAGG-type cell during a write and an erase
operation. A 50-ms avalanche pulse applied to the electron injector results in the charging of the
floating gate to about 14 volts. A similar pulse applied to the hole injector, together with a —40 volt
67
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Figure 36. Tune Dependence of Floating Gate Voltage Duizng Writing said Erasing
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bootstrap voltage pulse, results in the discharge of the floating-gate voltage through zero volts up to 	 ^'^
about -^10 volts. This behavior was measured on a fresh device. As will be shown later, this window 	 '^
dI
+ `_
closes as the device is repeatedly cycled through write and erase operations.
In Figure 36, the floating-gate voltage is measured by using the sense transistor as a built-in
electrometer. '?y suitable calibration, the sense transistor can provide a continuous readout of the
floating-gate voltage during the writing and erasing cycles.
In array applications, important considerations are the read speed and power. Fax purposes of
reading, the DIFMOS nonvolatile memory devices behave like the fixed-program memory devices in
a p-channel ROM. Reading itself is a passive operation and requires that no power be dissipated
within the DIFMOS memory device. Therefore, reading specifications and performance will be like
a standard MOS ROM: read-access time for a given word or bit is in the microsecond range. The
speed is strictly a function of the address and decoding circuitry of the design, and is not limited by
the DIFMOS device itself. Likewise, the power per bit will be that power consumed in the
peripheral circuits used for decoding and addressing.
2. Data Storage Without Applied Power
Figure 37 shows the effect of data storage without power. In this test, afloating-gate device is
charged with a single programming pulse of 40 to 100 ms. The worst case for charge storage is
charge loss from a gate which has been written. (There are cases where severe surface leakage results
in the charging of one floating-gate by leakage from an adjacent gate; but such cases represent
failures in the assembly process, and are not of interest in determining the storage characteristics.}
The decay rate of charge from the floating•gate obeys a log time dependence given by
VIVO = QIQo = D log (t/ta }	 (6)
where Vo and Qo are voltage and charge at t o = 1 second, and D is the rate of decay per decade of
time. At room temperature, D is approximately 0.06%; at SO°C, it is approximately 1 %v, and it
-	
increases to about ] 0% at ! 25° C. This provides an activation energy of 0.51 eV for tlfe temperature
dependence of charge Ioss. Charge loss in the alumuium^ate DIFMOS device is predominantly
^ surface leakage; it is very sensitive to the type and quality of the overcoat oxide. Presently,
achieving sufficiently low charge leakage requires the DIFMOS devices to be sealed in dry nitrogen
within hermetic packages.
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Figure 37. Temperature Dependence of Charge Storage
3. Data Degradation Due to Read Cycles
Reading is a passive operation in the DIFMOS cell in that the state of the floating-gate voltage
is measured by measuring the channel conductivity of the sensing transistor. Therefore, reading has
na effect on the floa#ing-gate voltage. Our measurements indicate that the device can be read
continuously forever without affecting stored data, nr that over 10 6 read cycles (of arbitrary
Jura#ion) can tape place without disturbing the stored data. Unlike MNOS, DIFMOS 17as a well
defined threshold voltage (the hole and electron avalanche voltages) for memory storage, any
applied voltage less than this value can be utilized in tltc read operations without danger of affecting
the stored data.
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4. Device Degradation Due to Write/Erase Oycling
Figure 38 shows an envelope of the DIFMOS floating-gate voltages during write/erase cycling
as a function of the number of cycles. The window amplitude initially is almost lA^ volts, and it
decays with the number of cycles. Note that voltages following the erase operations are clamped to
Vtx of the sensing device, and values more positive than V tx cannot be directly measured. At
around 10`l write/erase cycles, the device no longer can be turned completely off, and the window
completely disappears around ld $ cycles. This envelope was measured using 10^ ms at SOC µA
avalanche pulses for bath writing and erasing, and a ---40 volt bootstrap voltage pulse during erasing.
^.
At any point, the window can be widened by increasing either the avalanche current or ti.^e.
Accordingly, the maximum number of cycles can be increased by increasing the avalanche time; ;gut
specification of a fixed avalanche time also defines the maximum number of cycles before closure:
of the window is attained.
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SECTION VII
CONCLUSIONS AND SUMMAPY
DIFMOS is a technology for building electrically writable and erasable nonvolatile
semiconductor memory circuits suitable for read-mostly circuit applications. It features ametal-gate
PMOS process with ail standard processing steps. Nonvolatile data storage is achieved using the
floating-gate technique with special injector diodes in each bit for charging and discharging the
floating gate by avalanche injection of electrons and holes, respectively.
DIFMOS and FAMOS both utilize avalanche injection of electrons to charge floating gates for
programming. FAMOS is not electrically erasable, however DIFMOS is erasable. DIFMOS provides
the full electrically writableJerasable capability of MNOS technology without the difficult process
technology associated with the MNOS tunneling oxideJnitride gate dielectric. The achievement of
electrically erasable EPROM circuits from a PMOS process with three extra diffusions is the mein
feature of DIFMOS.
Luce other nonvolatile semiconductor mernory technologies, DIFMOS is limited by a slow
programming time relative to the read time, a finite number of times it can be reprogrammed, and a
comparatively large cell size. With present cell designs in the 9.7 nm^ to 16 nm 2 per bit size range,
DIFMOS can provide circuits of 1K to 2K bit capacity. However, the ease with which DIFM05 can
be used in system designs makes it attractive for many applications such as calculator and
microprocessor program storage. Standard processing, electrically erasable by row or by bit, fully
decodable without substrate isolation, unlimited reading capability, and a variety of possible
organizations tend to offset some of the disadvantages. Additional reductions in cell size and
improvements in device performance and circuit density will be realized as the floating-gate,
avalanche-injected, nonvolatile semiconductor memories continue to evolve.
t
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APPENDIX
idST OF TEST EQUIPMENT USED TO PERFORM TASKS Vl AND X	
-.f
Adumber Item Model Nv, Manufacturer	 =.^•
i X-Y Recorder 7004 S Hewlett-Packarck
DC Preamplifier 17171A Hewlett^ackard
Time Base 17172A Hewlett-Packard
Filter 17175A Hewlett•Packard
2 Anaiytical Probe Station 5-1000 Signatone
3 Counter, Universal DC503 Tektronix
q Digital Multiplier DM541 Tektronix
5 Operational Amplifier AM507 Tektronix
6 Pawer Module TM504 Tektronix
7 Curve Tracer 576 Tektronix
6 Oscilloscope 7904 Tektronix
Dual Trace Amplifier 7A26 Tektronix
Digital Delay 7D11 Tektronix
Dua! Time Base 7692 Tektronix	 i
"	 9 Function Generator FG501 Tektronix
10 Pawer Supply 6215 A Hewlett-Packard
1 i Power Supply 6202 A Harrison Labs	 i
12 Digita! Electrometer 616 Keithiey
13 Multi•Function Meter 3450 A Hewlett-Packard	 ^
14 Multimeter fi30-iVA Triplett	 ^	 _
15 Pawer Supply 620	 R Harrison
16 Picaammeter HP-425A Hewlett-Packard	 -
17 Power Supply 6218 A Hewlett-Packard
18 Display 34744A Hewlett -Packard
DC ^1olEmeter 34701 A Hewlett-Packard
39 Temperature Chamber SD 60-1 Statham	 a
24 Function Canerator 541 Ailtech
i`
dV
.^
`"
L
`'	
^Ja
j
7/
ACKNOWLEDGMENT
The authors would like to acknowledge the assistance of the fallowing people for their part in
the development of DIFMOS: Dr. B. G. Carba^al for his belief and support; Dr. H. lZ. Plumlee for
technical assistance; Joel Stanford far computer-aided design; Irene York for data collection; Dr. J.
A. Reynolds and Joy Caokstan far processing; and Dr. Archie Fripp of NASA Langley for his
interest and support.
7 ^^
